

Sub
accessing a memory location corresponding to the extracted substitute address rather than a memory location corresponding to the memory address.

Sub
42. The method of claim 41 wherein comparing the memory address of the memory access request comprises:

decompressing a portion of at least one of the stored defective memory address; calculating a value from the memory address; and comparing the calculated value to the decompressed portion.

43. The method of claim 42, further comprising:

where the calculated value fails to match the decompressed portion of the defective memory address, decompressing a portion of another one of the stored defective memory addresses; and

comparing the calculated value to the most recently decompressed portion.

B1
44. The method of claim 42 wherein calculating a value from the memory address comprises dividing the value represented by the memory address by a prime number.

Sub
45. A method for accessing a memory device receiving memory addresses, the method comprising:

comparing the received memory addresses to addresses of defective memory locations in the memory device, the addresses of the defective memory locations having associated therewith substitute addresses corresponding to substitute memory locations in another memory; and

substituting for the memory addresses matching the addresses of defective memory locations the associated substitute memory addresses to access the substitute memory locations in the other memory.

Sub

46. The method of claim 45 wherein the addresses of defective memory locations in the memory device are stored in a compressed format and wherein comparing the received memory addresses comprises decompressing at least one of the stored addresses of defective memory locations, and comparing a received memory address to the decompressed address.

47. The method of claim 45 wherein the addresses of defective memory locations in the memory device are stored in a compressed format and wherein comparing the received memory addresses comprises:

decompressing a portion of at least one of the stored addresses of defective memory locations;

calculating a value from a received memory address; and
comparing the calculated value to the decompressed portion.

48. The method of claim 47, further comprising:

where the calculated value fails to match the decompressed portion of the stored address of a defective memory location, decompressing a portion of another one of the stored addresses of defective memory locations; and

comparing the calculated value to the most recently decompressed portion.

49. A method for accessing a requested memory location of a memory array, the requested memory location having a requested address, the method comprising:

generating a first hash code from the requested address;

comparing the first hash code to hash codes for decompressed addresses stored in a temporary memory array;

when a match is found between a hash code for a decompressed address and the first hash code, determining if an address stored in the temporary array corresponds to the requested address; and

BI

*Sub
Ex*

31

accessing a spare memory array when an address stored in the temporary array corresponds to the requested address.

50. The method of claim 49 wherein generating the first hash code comprises dividing the value represented by the requested address by a prime number.

51. The method of claim 49 wherein the memory array and the spare memory array are separate memory devices.

52. The method of claim 49 wherein determining if an address stored in the temporary array corresponds to the requested address comprises comparing the requested address with decompressed addresses having the same hash code until a match is made.

53. The method of claim 49 wherein the memory array and spare memory array comprise two separate memory devices.

54. A method for storing memory addresses of defective cells in a memory array, the method comprising:

receiving a memory test command;

initiating a memory test in response to the memory test command, the memory test for determining memory addresses of defective memory cells of the memory array;

mapping memory addresses of defective memory cells to substitute addresses of substitute memory cells; and

compressing the memory addresses of defective memory cells and the substitute addresses associated therewith.

55. The method of claim 54 wherein initiating the memory test comprises storing addresses of defective memory cells in a temporary memory array.

SW

56. The method of claim 54, further comprising storing the compressed address data in a map memory array.

57. The method of claim 54, further comprising generating a unique code word for each of the addresses of the defective memory cells.

58. The method of claim 54, further comprising issuing the memory test command upon initially powering-up the memory array.

B1

59. A method of repairing a memory having defective memory locations therein, the method comprising:

identifying the defective memory locations in the memory a respective defective memory address;

mapping the defective memory addresses to associated substitute memory addresses that correspond to substitute memory locations;

storing the defective memory addresses and associated substitute addresses; and

in response to a request to access a defective memory location, substituting the associated substitute address for the memory address corresponding to the requested defective memory location.

60. The method of claim 59 wherein the memory having the defective memory locations are located in a first memory and the substitute memory locations are located in a separate second memory.

61. The method of claim 59 wherein identifying the defective memory locations comprises testing all of the memory locations of the memory prior to accepting a first memory access request.

Sub

62. The method of claim 59, further comprising compressing the defective memory addresses and the associated substitute addresses prior to storing.

Sub

63. The method of claim 62 wherein compressing the defective memory addresses comprises generating a unique code word for each defective memory address.

64. A method for accessing memory locations in a memory array, the method comprising steps of:

determining whether a memory address matches an address of a defective memory cell, the addresses stored in a temporary memory array;

where a match is determined, accessing a substitute memory location corresponding to a substitute memory address associated and stored with the matching address, the substitute memory location located in a separate memory array; and

otherwise, access the memory location in the memory array corresponding to the memory address.

65. The method of claim 64 wherein determining whether the memory address matches comprises:

analyzing the memory address to determine which portion of compressed data stored in a map memory array containing compressed addresses of defective cells in a first memory array to decompress;

decompressing the portion of compressed data to provide expanded data;

writing the expanded data to the temporary memory array; and

comparing the expanded data to the memory address to determine whether the address corresponds to an expanded datum of the expanded data, when the address and the expanded datum match.